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[571 ABSTRACT 
A memory system is provided, of the type which in- 
cludes an error-correcting circuit that detects and cor- 
rects errors, which more efficiently utilizes the capacity 
of a memory formed of groups of binary cells whose 
states can be inadvertently switched by ionizing radia- 
tion. Each memory cell has an asymmetric geometry, so 
that ionizing radiation causes a significantly greater 
probability of errors in one state than in the opposite 
state (e.g., an erroneous switch from “1”  to “0” is far 
more likely than a switch from “0” to “I”). An asym- 
metric error-correcting coding circuit can be used with 
the asymmetric memory cells, which requires fewer 
bits than an efficient symmetric error-correcting code. 
2, 1971, pp. 69-75. 
3 Claims, 1 Drawing Sheet 
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from a first state to a second state (e.g., from “1” to “0” 
when hit by cosmic radiation) than vice-versa. The 
error correcting circuitry is based on an asymmetric 
error correcting code which is more sensitive to the 
5 presence of an erroneous cell in the second state than to 
an erroneous cell in the first state. The combination of 
asymmetric binary memory cells and an asymmetric 
error correcting code, results in a higher information 
rate than for the best comparable symmetric error cor- 
The novel features of the invention are set forth with 
particularity in the appended claims. The invention will 
ASYMMETRIC SOFT-ERROR RESISTANT 
MEMORY 
ORIGIN OF THE INVENTION 
The  invention described herein was made in the per- 
formance of work under a NASA contract, and is sub- 
ject to the provisions of Public Law 96-517 (35  (use 
202) in which the Contractor has elected not to  retain 
title. 10 recting code. 
TECHNICAL F I E L D  
. 
This invention relates to transistor-based binary mem- 
ory cells, and to  an error-correcting memory system 
using such cells. 
BACKGROUND OF THE INVENTION 
When certain binary memory cells are struck by ion- 
izing radiation, they may exhibit “soft” errors which 
change the state of the cell without affecting its capac- 2o 
ity to later reliably receive and store binaryinformation. 
However, such “soft” errors corrupt the data stored in 
memory. To avoid erroneous data, circuitry external to  
the memory circuitry is commonly provided, which 
detects and corrects errors as by detecting which one of 25 
the several bits of a byte or  word is in error and by 
substituting the correct bit for the erroneous one. Of 
course, additional bits are required in each word in is a diagram, in logic symbolism, of a memory 
order to correct an error. The ratio of information bits cells which a single bit (..l,, or The cell 
in each word to the total number of bits in the word 30 includes inverters A, connected in a feedback loop. a 
pair of input/output ports 12 and 14 connected through represents the “information rate” of the system. 
change the state of the cell o r  read its state. FIG. 2 is a interplanetary space probe which must sometimes make autonomous decisions based on programs stored in its more detailed view, in schematic notation, showing a memory. The memory in such space probes is subject to 35 6-transistor memory cell embodiment of the cell of soft errors caused by cosmic radiation. In order to re- 
the spacecraft, it is desirable to provide a maximum pulldown transistor 22 connected between a voltage 
wherein a maximum percentage of the memory is de- 4o voltage source is also represented at 25 with 5 volt and 
voted to information and a minimum to redundancy for ground terminals). The other inverter B includes com- 
correction, while still providing a high degree of parable transistors 26, 28. Each transistor includes a 
error correcting capability. source 20s 26s. a gate 20g, 26g. a gate inverter 20;. 26, i 
There are two classes of semiconductor RAMS (ran- and a drain 34, 36. In a “1” State Of the memory Cell,’ 
dom-access-memories), these being static (s) and dy- 45 node 30 is low (0 volts) while the node 32 is high (e+. 
namic (D) types. DRAMS are easily upset by cosmic 5 volts). In the “0” state of the memory cell the voltages 
rays, and are therefore unsuitable for space flight. at the node 30, 32 are reversed. A switch conductor 35 
S R A M ~  are more suitable. Commercial S R A M ~  are can carry a voltage pulse to briefly turn on the switches 
designed with balanced memory cells. That is, the mem- 14, 18, as at predetermined intervals controlled by a 
ory cells areequally likely to change from a first State to 50 clock connected to conductor 35. 
a second state, as from a second state to a first state, In the “1” state of the memory cell of FIG.  2, Lvith 
when subjected to radiation that can cause soft errors. If node 30 “low” (0 volts) and node 32 “high” ( 5  volts), 
the SRAM cells could be unbalanced, then the error transistor 26 is “on,” transistor 28 is “Off,” transistor 20 
rate would be greater for a first to a second State than is “off,” and transfer 22 is “on.” With the cell in such a 
for a second to a first state. If such asymmetry were 55 state, if the drain 34 of the “off’ transistor 20 is struck 
used to increase the information rate (ratio of informa- by ionizing radiation with sufficient linear energy trans- 
tion bits to total bits in an error correcting memory fer, the drain will be short circuited and will connect 
system), it would provide more efficient memory sys- VDD to  the node 30 to change node 30 from “low“ to 
terns. “high”. This will switch all four transistors and thereby 
be best understood from the following description when 
read in conjunction with the accompanying drawings. 
BRIEF DESCRIPTION OF T H E  DRAWINGS 
FIG. 1 is a simplified schematic diagram of a binary 
memory cell of the type used in random access memo- 
ries (RAM). 
FIG. 2 a more detailed schematic view of the mem- 
ory cell of FIG.  1. 
FIG. 3 is a plan view of the memory cell of FIG. 2. 
FIG. 4 is a block diagram of a memory system which 
includes memory cells of the type shown in FIGS. 1-3. 
D E T A I L E D  DESCRIPTION OF T H E  
INVENTION 
15 
FIG, 
One Of a memory subject to ’Oft is an gates or switches 14 and 18 to deliver signals that can 
duce the amount of memory and power consumption of 1. Inverter A Pullup transistor 2o and 
information rate, that is, to provide a memory system supply or Source vDD (e.g.9 and ground 24 (the 
__ .._ 
60 change the state of the cell from “1” to “0”. The state i f  
the cell can also be flipped if radiation strikes the drain STATEMENT OF T H E  INVENTION 
In accordance with one embodiment of the present 28d of the “off’ transiitor 28 or the drain 18d of transis- 
invention, a memory system is provided, which includes tor 18. If the radiation strikes any other parts of the 
groups of asymmetric memory cells forming code vec- other three transistors 14, 22, 26, this will not result in a 
tors (encoded words or bytes) and circuitry for correct- 65 change of state of the cell. If the memory cell is in a ”0“ 
ing errors in the code vectors, which provides a high state, then ionizing radiation of sufficient linear energy 
information rate. Each memory cell is asymmetric in transfer striking the drain 36 of transistor 26. or the 
that it is much more likely to be erroneously switched drain 22d of transistor 22, or the drain 14d of transistor 
. 5,048,023 
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14, will cause the memory cell to switch from “0” (Le., bloating described above.. For  example, the channel 
the node 32 is low) to a “1” state. resistances of transistors 20, 22, 24 and 28 can be asym- 
The  cell 10 is not symmetric, in that for a given ioniz- metric; offset voltages can be introduced into the mem- 
ing radiation background, the cell is more likely to ory cell, particularly at the source of transistor 22: and 
change from a “1” state to a “0” state than vice-versa. 5 feedback resistors and capacitors can be added along 
Applicant does not try to construct the memory.so the the lines shown in FIG. 1. 
error probability is symmetric, but instead greatly em- Applicant finds that combining the asymmetric mem- 
phasizes the asymmetry. This is accomplished basically ory cell 10 with an asymmetric error correcting code 
by making the drain 34 of one pullup transistor 20 so it results in very efficient information storage. Table 1 
is much larger than the drain 36 of the other pullup 10 includes a column i containing thirty-two numbers in 
transistor 26 of the memory cell. As a result, there is a * base 10 notation, while column D; lists corresponding 
much greater likelihood that the drain 34 will be hit by numbers or  information vectors in base 2 notation. Col- 
cosmic radiation and consequently change the state of umn C; lists thirty-two corresponding code vectors, or 
the cell from “1” to “O”, than is the likelihood that the correct codewords, of a group theoretic code, which is 
drain 36 will be hit by cosmic radiation to change the 15 an asymmetric error-correcting code that can correct 
cell from “0” to “1”. While the larger size of drain 34 any word where there is a single error in which a “1” 
increases the chances of it being hit by cosmic radiation, has erroneously been changed to “0”. 
the larger size of the drain 34 increases the capacitance It can be seen in Table 1 under Djthat i t  requires five 
at the drain 34, so it is more resistant to  change, and bits to  represent each of thirty-two information words. 
therefore it requires cosmic rays with higher linear 20 The code Cirequires three additional bits in each word, 
energy transfer to “short circuit” drain 34 than for a or a total of eight bits to  represent each of thirty-two 
smaller drain. With the drain 34 being much larger than different code words or  codevectors, with a capability 
the drain 36, the cosmic radiation hitting drain 36 is of correcting for any erroneous change of a “1” to a 
unlikely to change the state of the cell, because the high ’ “0”. Column V; represents a linear code which can 
capacitance of the large drain 34 resists such change, 25 represent thirty-two different words, and which can 
and the small current flow through the shorted drain 36 correct for a single erroneous change of a ”1” to ”0” or  
is unlikely to overcome the capacitance of drain 34 to a single erroneous change of a “0” to a “1”. It can be 
change the state of the cell unless the cosmic radiation seen that it requires nine bits in each word to provide 
hitting the small drain 36 is of very high linear energy symmetric error correcting, that is, to correct for transi- 
transfer. Thus, by making the drain 34 of one of the 30 tion errors of “0” to “1“ or ”1“ to “0“ which are equally 
pullup transistors 20 much larger than the drain 36 of probable. In other words, symmetric error correcting 
the other pullup transistor 26, applicant makes the mem- requires one additional bit per word as compared to the 
ory cell very asymmetric, in that the likelihood of inad- asymmetric error correcting code. (It is noted that in 
vertent switching by cosmic radiation from “l”10 “0” is V;, the first five bits b8-b~ are the came as for D, for the 
much more likely than the reverse switching. 
. 
. 
35 same numbers.) 
TABLE I 
i d l  d?  d3 d4 ds bl b? b3 ba bi. bb b7 ba bg b7 h6 bf; b i  b? b? bi bn 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0  0 
1 0 0 0 0 1 1 1 0 0 0 0 0 0 0 0 0 0 1 1 0 0 1  
1 0 0 0 1 0 0 0 1 1 0 0 0 0 0 0 0 1 0 1 0 1 1  
3 0 0 0 1 1 0 0 0 0 1 0 0 1 0 0 0 1 1 0 0 1 0  
4 0 0 1 0 0 0 0 0 0 0 1 1 0 0 0 1 0 0 1 1 1 1  
5 0 0 1 0 1 1 1 1 1 0 0 0 0 0 0 1 0 1 0 1 1 0  
6 0 0 1 1 0 1 1 0 0 1 0 0 1 0 0 1 1 0 0 1 0  0 
7 0 0 1 1 1 1 1 0 0 0 1 1 0 0 0 1 1 1 1 1 0  1 
8 0 1 0 0 0 0 0 1 1 1 0 0 1 0 1 0 0 0 0 1 1 1  
9 0 1 0 0 1 0 0 1 1 0 1 1 0 0 1 0 0 1 1 1 1 0  
1 0 0  I O  I O  0 0 0 0 1 I 1 I O  I O  I O  1 1 0 0 
I 1 0  I O  1 1  1 1  1 1  I O  0 I O  I O  1 I 0  I O  I 
1 2 0  1 I O  0 1 1 1 I O  1 I O  0 1 I O  0 I O  0 0 
1 3 0  1 1  0 1 1 1  0 0 1 1 1  I O  I I O  I O  0 0 I 
1 4 0  1 1 I O  0 0 1 1 1 1 I I O  I 1 I O  0 0 1 I 
1 5 0  1 1  1 1  1 I 1  1 1  1 I 1  0 1 I 1  1 I O  I 0 
1 6 1  0 0 0 0 I O  I O  0 0 0 1 1  0 0 0 0 1 1  1 0 
1 7 1  0 12 0 I O  I O  1 1  0 0 0 I O  0 0 I O  I I 1 
1 8 1  0 : ! e 0 1 1  0 0 0 I O  I O  0 I O  0 I O  1 
1 9 1 . 0 0 1 1  1 0 0 1 0 1 0 0 1 0 0 1  1 I I O  0 
2 0 1  0 I O  0 I O  0 0 I O  I O  I O  I O  0 0 0 0 I 
21 I O  I O  I O  I O  0 0 I O  1 1  0 I O  I 1  0 0 0 
2 2  I O  1 I O  0 0 I O  1 1 1 0 1 1 0 1 0 1 0  
2 3 1 0 1 1  l O O O 1 O O ~ ~ ’ I O I  1 1 0 0 1  I 
2 4 1  I O  0 0 1 1  I O  1 1  0 0 1 1  0 0 0 I O  0 1 
2 5  I 1 0 . O  1 1 1 0 1 0 0 1 1 1 1 0 0 1 0 0 0 0 
2 6 1  I O  I O  I O  1 1 I O  I O  1 I O  I O  0 0 I 0 
27 I 1 0 1 1 0 1 1 1 0 1 0 1 1 1 0 1 1 1 0 I I .  
29 1 I I O  1 I O  0 1 1 I O  1 1 1 I O  I 1 1 1 1 
3 0 1  1 1  1 0 1 0 1 0 0 1  1 1  1 1  1 1 0 ’ 1  I O  I 
31 1 I I 1  I O  I O  I 1  1 1  0 I 1  1 1  I D  I O  0 
2 8 1 , I 1 0 0 0 1 1 0 l 0 1  I I 1  l O 0 , 0 1  I O  
The asymmetry of the memory cell can be achieved 
by several other approaches in addition to the drain 
The information rate of a code which provides error 
correction, is defined as the ratio of the number of bits 
5,G48,023 
5 6 
representing information divided by the total number of 
bits. The  group theoretic code in column C, represents 
distinct 5-bit information words, and requires eight bits 
per code vector. Therefore, the information rate is 3 or  
0.625. The  information rate of the linear systematic 5 
code of column V;, where the leading five bits are infor- 
mation bits and the four trailing bits are check bits, is 
5 / 9  or  0.556. 
Every pair of distinct code vectors Ci differ by a 
minimum of two bits from one another, while every pair 
of distinct vectors Vjdiffer in three or  more bits. How- 
ever, the asymmetric code C; corrects only for single 
“1” to  “0” transitions, rather than vice-versa, while the 
symmetric code Vi corrects for single errors in either 
direction. By constructing the memory cells so that 
errors occur substantially only in one direction (only 
from “1” to “0” but not vice-versa), and by using an 
asymmetric error-correcting code which corrects for 
single errors in a direction from “1” to “O”, applicant is 
able to greatly increase the information rate of the mem- 
ory. The asymmetric code Cjcan be used to correct for 
a single asymmetric error by employing the following 
nine polynomials: 
Since the dot product does not yield ao=O, the vector 
C‘22 is erroneous. The  location of the error is deter- 
mined as follows: 
110-08 =o- ( 2  + 2x) = - 2 -  2x- I +x mod 3 =a5 Eq. 3 . 
10 
15 
20 
where = represents the modulo 3 equivalent (e.g., 3=0 
mod 3,4=1 mod 3,5=2 mod 3, - 1=2 mod 3, -2=1 
mod 3, and -3=0 mod 3). The fact that ao- ag yields‘a5 
indicates that position b5 is in error, so C‘22 can be cor- 
rected to C2z by changing 00100100 to 00101 100.- 
Another approach would be to compare the errone- 
ous word C’22 to each of the thirty-two words in Table 
I, and determine how many “0” bits in C‘22 have to be 
changed to equal each codeword in the table. Only 
codeword C22 results from a single change of a “0” to a 
“1” in C’22. However, this approach is costly in terms of 
time and memory. 
EXAMPLE 2 
Assume that C~o=oooO1111 is stored, and a transient 
error causes a change in bit b7, to produce erroneous 
codeword C’~o=ooOo1101. First find the dot product: 
TABLE 2 25 O ~ U ~ + O ~ U ~ i O . U ~ + O ~ U . $ +  1 . 0 5  Eq. 4 
+ 1 . 0 ~ + 0 . 0 7 + 0 . 0 ~ = 0 ~ ~ 0 ~ - 0 ~  
= (1  + x )  + (2 + x) + ( 2  2x) = 5 + I s  = z + x = 06 ai)= 0 
a1 = 1 
a? = 2 
a3 = X 
a(= 2x 
a s =  I +  x 
a b =  2 +  x 
a1 = 1 + 2x 
aR = 2 + 2x 
It may be noted that the integer power of x indicates the 
position of its coefficient in vector notation; for exam- 
ple, 2 + x  rep,resents the vector 2 1 . A given 8-bit binary 
vector is a code vector (is a member of the group C;) if 
and only if the following dot product consequence is 
true. 
where bl through bg are given in Table 1 and ao through 
ag are given in Table 2. Only the modulo 3 sum of coeffi- 
cients of like powers of x is used, that is, only the re- 
mainder after dividing by 3 is used, and this is indicated 
by three horizontal lines (in common nomenclature, the 
three horizontal lines are uniformly spaced in a vertical 
direction and are all of the same length). If the remain- 
der equals ao (Le., equals zero), then there is no detect- 
able error. The difference between ag and the dot prod- 
uct sum reveals the position of the error. T w o  examples 
will help to show how the error correcting is accom- 
plished. 
EXAMPLE 1 
Assume that C22=00101100 is stored, and that a tran- 
sient error causes a change in bit b5, so it becomes the 
erroneous word C‘2~=00100100. First the dot product 
is calculated, of 00100100 with vectors ai a2 . . . ag as 
follows: 
30 The location of the error is given by: 
ao-o6=0 - ( 2 + x ) = - ? - s  = ( I + ? . T )  mod 3 = 0 7  Eq 5 
This indicates that position b7 is in error, so C’lo can be 
corrected to Clo by changing oooO1101 to 00001 11 1. 
FIG. 3 is a plan view showing implementation of the 
memory cell of FIG. 2, as it appears on a silicon chip. In 
this diagram the areas are defined so that the area such 
as 40 within thick-lined borders is diffusion into the 
silicon. The  area within dashed borders such as 42 rep- 
40 resent a P well. The area within dotted borders such as 
44 represents a P+ diffused region. The area within 
thin solid boarders such as 46 represents metal. The 
dotted areas such as 48 represent polysilicon. The solid 
areas such as 50 represent a contact. The  drains such as 
45 34,36 of the transistors are diagonally hatched. It can be 
seen that the drain area 34 of transistor 20 has an area 
* about twelve times as great as that of the drain 36 of 
transistor 26. The drain 34 is more likely to be hit by 
cosmic radiation, but its larger area and consequent 
50 higher capacitance makes it more resistant to change 
from such radiation. When the drain 34 receives suffi- 
cient radiation to short circuit it to the VDD line 54, it 
will readily change the state of the memory cell from 
‘“1” to “0”. The drain 36 is much smaller and therefore 
55 less likely to be hit by cosmic radiation. When hit by 
cosmic radiation of only small to moderate linear en- 
ergy transfer, the brief shorting of drain 36 to VDD is 
unlikely to be sufficient to overcome the capacitance of 
drain 34 to switch the memory cell from a “0” to a “1”. 
60 Only radiation of very high linear energy transfer strik- 
ing the small drain 36 can cause a switch in the memory 
’ 
state from “0” to “l”, and such occurrences are very 
rare. Increasing the area of drain 34 to a plurality of 
times, such as twelve times the area of drain 36 does not 
65 greatly increase the area of the entire memory cell. The 
. cells are each preferably at least two orders of rnagni- 
tude more likely to be switched by ionizing radiation 
from a first state to a second state than vice versa. The 
35 
5,048,023 
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improvement of the invention is also obtained when the 
length of each codeword is less than the ratio of the 
probability of erroneously switching from the first state 
to the second state, over the probability of a reverse 
switching. 
FIG. 4 illustrates a memory system 60 which includes 
groups of memory cells such as groups 62,64 that each 
contain eight memory cells that represent an 8-bit code 
vector of an asymmetric theoretic code. ,A coding cir- 
cuit 66 which includes encoders and decoders, monitors 
the states of the cells 100, 106, etc. of the group 62 at 
intervals to determine whether there is an error, using 
the nine polynomials given in Table I1 above and the 
asymmetric code at Ci in Table I, and following The 
method described above. Upon detecting an error, the 
circuit 66 changes the state of a corresponding one of 
the memory cells loo-10h to correct the error. ‘The lines 
70 enable the circuit 66 to monitor the states of the cells, 
while lines 72, connected through gates (not shown), 
enable the circuit to  change the states of cells. The  
figure also shows a circuit 74 for delivering information 
encoded by the asymmetric code to the groups of cells. 
Thus, the invention provides a memory apparatus of 
the type which includes binary memory cells arranged 
in groups that each represent a codeword, and circuitry 
responsive to the bits of the codeword for correcting 
errors therein. An asymmetric code is used which is 
more sensitive to an error caused by a change in a mem- 
ory cell state from a first state to a second than from the 
second state to the first, in that while it can detect either 
type of error it can only correct for one type of error 
(“1” to “0”). The particular circuitry described above 
detects which of the cells contains an erroneous “0”, 
which may be caused by a previously stored “1” having 
been erroneously changed to a “0”, and changes the 
state of the corresponding cell to the proper state. It is 
possible to use only an error detecting code instead of 
an error correcting code, to reduce the number of bits 
for each codeword, as in situations where it is only 
necessary to know that the codeword is in error rather 
than to correct it. 
The above approach of constructing a cell which is 
asymmetric in that it is much more likely to switch from 
a first to a second state than vice versa, and an asymmet- 
ric error correcting code for correcting only for bits 
erroneously in the second state, is useful for various 
cells having memory functions. In addition to  SRAM 
cells used only for string information, the approach can 
be used for latches and registers, and all of such cells 
with memory functions are herein referred to as “mem- 
ory cells.” 
Although particular embodiments of the invention 
have been described and illustrated herein, it is recog- 
mzed that modifications and variations may readily 
occur to those skilled in the art and consequently it is 
intended to cover such modifications and equivalents. 
We claim: 
8 
1. A memory apparatus comprising: 
a memory which includes a plurality of binary mem- 
ory cells, each memory cell including first and 
second regions that each can change the binary 
state of ihe cell when struck by ionizing radiation 
at a time when the region is at a predetermined 
voltage, and wherein said first region of each cell is 
a plurality of times larger than said second region; 
encoder means for storing a codeword in each of a 
predetermined group of said memory cells, with 
each codeword having a plurality of bits that can 
each have first and second states, and with the 
codewords being based on an asymmetric error 
correcting code which enables the correction of 
any single error in a codeword wherein a bit has 
erroneously changed from a first state to a second 
state; 
each binary cell being in said first state when said first 
region is at said predetermined voltage. , 
2. The apparatus described in claim 1 wherein: 
said code is of the type listed in Table I. 
3. In the memory that includes groups of binary mem- 
ory cells with each group forming a word, each cell 
being settable in first and second states, and that also 
25 includes means defining an error correcting code which 
can correct an error in the word defined by the plurality 
of cells, wherein each of said cells is capable of being 
erroneously switched between first and second of said 
binary states when hit in particular locations by ionizing 
said cells are each constructed to be a plurality of 
times more likely to be switched by ionizing radia- 
tion from said first state to said second state then 
from said second state to said first state; and 
said error correcting code is an asymmetric code 
which is more sensitive to an error caused by one 
of said cells erroneously being in said second state 
than by one of said cells erroneously being in said 
first state; 
each of said cells includes first and second inverters 
with each inverter including two transistors form- 
ing two sources and a drain, and including a volt- 
age supply having first and second terminals with 
the terminals coupled to the sources of each in- 
verter of a cell, said cell representing said first state 
when said first inverter drain is at substantially the 
voltage of said second terminal and said second 
inverter drain is at substantially the voltage of said 
first terminal, and said cell represents said second 
state when said first inverter drain is at substan- 
tially the voltage of said first terminal and said 
second inverter drain is at substantially the voltage 
of said first terminal; 
the drain of one of the transistors in one of said invert- 
ers of each cell having an area which is a plurality 
of timers larger than the area of the drain of a tran- 
sistor of the other inverter of the cell. 
5 
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30 radiation, the improvement wherein: 
35 
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* * * * *  
60 
65 
